1. Introduction {#sec1}
===============

The parallel-plate capacitor equation is one of the most basic equations in electrostatics. The equation states that the electrical capacitance (*C*) is linearly proportional to the area of the plates (*A*) and the relative dielectric constant of the filler material (ε~r~) and inversely proportional to the spacing between the plates (*h*~0~). This textbook formula is widely used in contemporary material research and electrical engineering for nanoscale applications. For instance, the determination of the electrical capacitance and the dielectric constant of a material is a crucial characterization step for the development of memories,^[@ref1],[@ref2]^ energy-storage devices,^[@ref3],[@ref4]^ embedded capacitors,^[@ref5],[@ref6]^ electroluminescent devices,^[@ref7]^ organic solar cells,^[@ref8],[@ref9]^ artificial muscles,^[@ref10],[@ref11]^ actuators,^[@ref12]^ smart skins,^[@ref13]−[@ref15]^ and electronic packaging technology,^[@ref16]^ which is shrinking in size to the nanoscale. Most of these applications use dielectric properties below the gigahertz (GHz) frequency range and therefore impedance spectroscopy (IS) is used to determine the electrical capacitance of the material in parallel-plate capacitor or the dielectric constant of the material under investigation. The capacitor equation is also frequently used in the characterization of field effect transistors for determining parameters such as charge-carrier mobilities^[@ref17]−[@ref20]^ and transconductance.^[@ref18],[@ref21],[@ref22]^ In Mott--Schottky analysis, the flat-capacitor equation is implicitly applied to determine the doping density of semiconductors, the width of the depletion region, and the flat-band potential of the semiconductor/metal interfaces.^[@ref23],[@ref24]^

Considering its broad application, the accuracy of the capacitor equation is very important, especially for finding credible routes to design novel materials for nanoelectronics. The accuracy of the equation is often considered to be associated with the uncertainty of the contributing parameters in the equation.^[@ref25]^ Among these parameters, the reliability of the capacitance has been addressed the most by introducing experimental strategies for performing the capacitance measurements correctly.^[@ref25]−[@ref28]^ However, the precision of the individual parameters of the equation does not guarantee the accuracy of the relation between them, in case the assumptions made in deriving the relation itself are not completely met. One of these assumptions is that the parallel-plate capacitor electrodes are ideally smooth and flat. In a simplistic picture, the degree of the smoothness of a surface depends on the distance at which the surface is observed. An electrode with micro- or nanoscale roughness can be considered smooth for a capacitor with macroscale thickness, whereas for a thin-film capacitor, the assumption of a flat and smooth electrode is violated.

In a theoretical study, Zhao et al. have discussed the interface roughness effect on the electric field, the capacitance, and the leakage current of an insulating film in a parallel-plate capacitor.^[@ref29]^ In this work, and several following theoretical and computational studies, the capacitance was shown to be electronically coupled to the roughness characteristics of the electrodes.^[@ref30]−[@ref34]^ Even though the presence of surface roughness is very common for solid-state thin films, apart from a few studies on specific systems, no general experimental work on the influence of the realistic roughness of the electrodes on the electrical capacitance of thin-film capacitors has been reported.^[@ref35]−[@ref37]^ This means that the impact of the interface roughness on the electrical capacitance of thin films has been grossly overlooked within the nanoelectronic community.

In this study, we experimentally demonstrate that thin-film capacitors with a rough electrode show a higher electrical capacitance than the value predicted from the parallel-plate capacitor formula. Some of the capacitors show deviations of up to 50% among the investigated capacitors, including amorphous dielectric polymer thin films and small-molecule semiconductors. To study the connection between the interface roughness and the electrical capacitance enhancement, we exploit the extended parallel-plate capacitance formula derived by Zhao et al.^[@ref29]^ In this formula, the excess capacitance originated from the weak roughness of an electrode is calculated by incorporating the roughness parameters. Experimentally, we determine the roughness parameters by analyzing the topography images of the rough electrode obtained by atomic force microscopy (AFM). Independently, we determine the electrical capacitance of the capacitors using impedance spectroscopy. The observed correlation between the capacitance values and roughness characteristics of the electrodes agrees with the predictions of the extended parallel-plate capacitor formula.

2. Theory {#sec2}
=========

The capacitance of an empty parallel-plate capacitor is calculated from the well-known textbook formulawhere ε~0~ is the electric permittivity of vacuum, *h*~0~ is the distance between the plates, and *A* is the area of the plates. This formula is derived from Gauss's law with two important assumptions: (1) the area of the plates is infinitely large compared to the distance between the plates and (2) the plates are flat and smooth. If a dielectric material fills the space between the metal plates, the capacitance increases by a factor of ε~r~ called the relative dielectric constant or the relative static permittivity.where *C*~f~ denotes the capacitance of the capacitor with ideally flat and smooth electrodes. The dielectric constant of a material generally depends on the chemical structure, defects, temperature, pressure, and the frequency of the applied alternating field. As long as these factors remain identical for the filler, it can be seen from [eq [2](#eq2){ref-type="disp-formula"}](#eq2){ref-type="disp-formula"} that the dielectric constant of the filler and the geometrical dimensions of the capacitor are the only factors playing a role in the electrical capacitance of the capacitor with two smooth plates. In practice, thin-film capacitors meet the first assumption for the parallel-plate capacitor formula because the thickness of the films is usually orders of magnitude smaller than the lateral dimensions of the plates. However, the second assumption may not be met for some thin-film capacitors due to the roughness of the interface (see [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}). It is necessary to reformulate the capacitance equation for thin-film capacitors with rough interfaces.

![Schematic cross section of the capacitors with one rough contact. The dashed line shows the average thickness of the film, *h*~0~.](am-2017-06451h_0001){#fig1}

To determine the electrical contribution of a rough electrode to the total capacitance of a capacitor, we must first characterize the roughness. Similar to most surfaces found in nature, the topology of a wide variety of thin films is well described by self-affine roughness, regardless of their growth technique. In self-affine roughness, fractal remains statistically similar but is scaled differently in different directions.^[@ref38]−[@ref40]^ Three characteristic parameters are defined to describe a self-affine rough surface: (1) the *root-mean-square* (rms) roughness, σ, which is the root-mean-square average of the profile height deviations from the mean height; (2) the *lateral correlation length*, ξ, which is an upper in-plane scaling cutoff indicating the length at which a point on the surface follows the memory of its initial value upon moving on the surface; and (3) the *roughness exponent*, α, which defines the irregularity of the surface and has a value between 0 and 1. Small values of α (≈0) represent extremely jagged surfaces, whereas larger values (≈1) represent smooth hills and valleys.

The roughness parameters can be determined by correlation functions of the surface. The height difference (or height--height) correlation function (HHCF) is defined as *H*(**r**) = ⟨\[*z*(**r**) -- *z*(**r**~0~)\]^2^⟩, where **r** is the in-plane positional vector, *z*(**r**) is the surface height, and ⟨⟩ is indicative of a spatial average over the planar reference surface. For the self-affine roughness, the HHCF follows the scaling behavior given byThese parameters are required to describe the roughness of the electrode.

To derive the roughness-dependent capacitance formula, Palasantzas and co-workers followed an analytic approach^[@ref29],[@ref30]^ that we briefly summarize here. In this approach, the Laplace equation (▽^2^Φ(*x*, *y*, *z*) = 0) is solved for a capacitor with one rough and one smooth electrode to determine the electrostatic potential between the plates (see [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}). Φ(*x*, *y*, *z* = 0) = 0 for the smooth plate and Φ(*x*, *y*, *z* = *h*~0~ + *h*(*x*, *y*)) = *V* for the rough plate with surface height fluctuations of *h*(*x*, *y*) were used as the boundary conditions. The perturbation method is applied for the potential on the rough boundary to solve the Laplace equation. Because a weak roughness is assumed, perturbation orders greater than 2 are dropped from the calculations. For a weak roughness, the rms local surface slope is small ().^[@ref29],[@ref30]^ The remaining terms depend on the height fluctuations and are replaced by the roughness spectrum derived for self-affine fractal scaling. The electrostatic potential of the rough electrode is then derived depending on the roughness parameters. The electric field within the capacitor is calculated from the electrostatic potential difference between the plates. Ultimately, an extended parallel-plate capacitor equation is derived, which includes the excess capacitance of the rough electrodewhere *C*~r~ is the capacitance of a capacitor with one rough electrode and *f*(σ, α, ξ) followswhere *k*~c~ = π/*a*~c~ is the upper cutoff of the spatial frequency, with *a*~c~ as the size of the smallest feature of the surface, and *a* is a normalization parameter calculated fromThe *f*~r1~ and *f*~r2~ coefficients determine the contribution of increased effective area and enhanced electric field to the capacitance, respectively. In other words, the effective area of a rough electrode is larger than that of a flat and smooth electrode; therefore, more charge can be stored on the electrode, leading to an increased capacitance. Furthermore, the electric field is enhanced at the sharp hills and valleys of the rough interface, leading to charge accumulation at these spots and thereby enhanced electrical capacitance.

The knowledge of the *C*~r/f~ value allows us to correct the overestimated dielectric constant of the filler material after the capacitance measurement of a capacitor with a rough electrode. Conversely, the knowledge of the roughness parameters of the interface allows us to predict the electrical capacitance of a rough capacitor without underestimating it by using [eq [2](#eq2){ref-type="disp-formula"}](#eq2){ref-type="disp-formula"}.

It is important to note that in the derivation of [eq [5](#eq5){ref-type="disp-formula"}](#eq5){ref-type="disp-formula"}, a simple Lorentzian model^[@ref40]^ is used to describe the roughness spectrum. Other roughness models may lead to a different formulation, yet the fact that the interface roughness gives rise to a capacitance in excess of that found for the case of a flat capacitor remains unchanged. Therefore, it is not generally applicable for all topologies. Moreover, knowledge of the lower cutoff size of the topology, *a*~c~, is essential for correctly estimating the value of the excess capacitance. In this work, we use [eq [5](#eq5){ref-type="disp-formula"}](#eq5){ref-type="disp-formula"} as a guide to understand the link between the interface roughness and the enhanced capacitance upon roughening the interface.

3. Results and Discussion {#sec3}
=========================

To experimentally investigate the excess capacitance of a rough electrode, we fabricate parallel-plate capacitors with one smooth and one rough electrode. For the smooth electrode, we use indium tin oxide (ITO) covered with poly(3,4-ethylenedioxythiophene):polystyrene sulfonate (PEDOT:PSS). Compared to a metallic electrode, ITO provides better wetting for the solution-processed compounds and is more stable toward the common solution-processing solvents. Because the coarse surface of ITO is not ideal for our study, we cover it with PEDOT:PSS to form a smooth interface at the bottom electrode (see [Figure S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf)). To vary the roughness at the interface of the metallic top electrode (Al here), we change the surface roughness of the filler so that the top contact replicates the topology upon evaporation ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}). Processing fillers from solvents with different volatility allows us to tailor the surface roughness of the filler. Provided that the dielectric properties of the bulk remain unchanged, we are able to compare the roughness dependence of the capacitance exclusively. Solution-processable amorphous compounds are most suited for this purpose because we can alter the surface topology by changing the processing conditions yet yield films that share the same dielectric properties due to their amorphous nature. We determine the capacitance of the capacitors using impedance measurements (referred as *C*~m~ throughout the text). A deviation of *C*~m~/*C*~0~ from ε~r~, the intrinsic dielectric constant of the filler material, then serves as an indication of the excess capacitance due to the rough electrode (see [eqs [2](#eq2){ref-type="disp-formula"}](#eq2){ref-type="disp-formula"} and [4](#eq4){ref-type="disp-formula"}). The strategies applied in this work to accurately determine *C*~m~ and *C*~0~ are described in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf).

3.1. Smooth Capacitors {#sec3.1}
----------------------

To distinguish between the deviations arising from the roughness effect and the deviations due to measurement errors, we first estimate the overall error of the dielectric constant determined from the ideally smooth parallel-plate capacitors. The chemical structure of \[6,6\]-phenyl C~61~ butyric acid methyl ester (\[60\]PCBM) is shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}a. It is known that as-spun films of \[60\]PCBM are amorphous.^[@ref41],[@ref42]^ Therefore, it is possible to process PCBM from different solvents to obtain different film thicknesses and morphologies while not altering its intrinsic dielectric constant. We fabricated several \[60\]PCBM capacitors by spin coating from orthodichlorobenzene (ODCB), chloroform (CHCl~3~), and chlorobenzene. Because all of the processed films had smooth surfaces (σ \< 1 nm), we could use [eq [2](#eq2){ref-type="disp-formula"}](#eq2){ref-type="disp-formula"} to determine ε~r~. [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"} shows the values of ε~r~ for 44 capacitors in 11 different film thicknesses with the weighted average of . This means that, by using an adequate number of measurements, we can minimize the standard error of the mean to Δε = ±0.1 or the relative error to 3% for ε~r~. We tested the dielectric constant of thermally evaporated C~60~ thin films in the ITO/PEDOT:PSS/C~60~/Al capacitor structure. All of the C~60~ films showed a smooth surface enabling the reliable determination of ε~r~ values from [eq [2](#eq2){ref-type="disp-formula"}](#eq2){ref-type="disp-formula"}. We found no difference that can be resolved beyond the error margin between ε~r~ of \[60\]PCBM and C~60~. Therefore, vis-à-vis the dielectric constant, the bulk of these fullerene derivatives do not go through a major change when ordinary growth methods are used.

![Chemical structures of fullerene derivatives: (a) \[60\]PCBM, (b) PDEG-1 (R=(CH~2~CH~2~O)~2~CH~3~), PTeEG-1 (R=(CH~2~CH~2~O)~4~CH~2~CH~3~), and (c) PTeEG-2 (R=(CH~2~CH~2~O)~4~CH~2~CH~3~).](am-2017-06451h_0002){#fig2}

![*C*~m~/*C*~0~ vs average film thickness for \[60\]PCBM using different contacts. For capacitors with Al top contact, \[60\]PCBM is processed from CHCl~3~, chlorobenzene, and ODCB. For the remaining capacitors, it is processed from CHCl~3~. Different processing conditions (spinning speed and open- or closed-cap spin coating) are applied for the films. The green line is the weighted mean of *C*~m~/*C*~0~, and the dashed area shows the standard error of the mean.](am-2017-06451h_0003){#fig3}

3.2. Rough Capacitors: Determining Excess Capacitance {#sec3.2}
-----------------------------------------------------

By investigating the capacitance of fullerene derivatives with ethyleneoxy side chains shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}b,c, we obtained scattered values of *C*~m~/*C*~0~ for different processing conditions (reported in [Table S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf)). It is unlikely that the intrinsic dielectric constant of the tested fullerene derivatives undergoes a significant change through the variation of simple processing conditions. Therefore, the variations of *C*~m~/*C*~0~ are more likely to originate from the interface effect on the electrical capacitance.

[Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"} shows sample AFM images of smooth and rough surfaces of PDEG-1, and [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"} reports all *C*~m~/*C*~0~ values of PDEG-1 processed into smooth and rough films, where the red symbols represent the values obtained from the smooth samples so that we find the dielectric constant of PDEG-1 as , and the blue symbols show the *C*~m~/*C*~0~ values obtained from the rough films that are significantly larger than those of the smooth films. It is clear that additional capacitance is created by the interface roughness at the top electrode. The additional capacitance cannot be resolved from impedance data because it creates an additional capacitance in parallel with the bulk (see [Figures S2 and S3](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf)).

![AFM images of (a) smooth and (b) rough interfaces of PDEG-1 capacitors.](am-2017-06451h_0004){#fig4}

![*C*~m~/*C*~0~ vs average film thickness for PDEG-1. The red symbols indicate the results obtained from smooth samples, and the red filled line shows . The blue symbols attached with dashed lines (guide to the eye) to the black symbols indicate the results from rough samples before and after the elimination of the excess capacitance. The blue line with the dashed area shows from rough samples after elimination of the interface capacitance.](am-2017-06451h_0005){#fig5}

To correct the *C*~m~/*C*~0~ values obtained from rough capacitors for the excess capacitance, we performed the following procedure: we analyzed the topography of rough interfaces acquired by AFM to plot HHCF. Using [eqs [3a](#eq3a){ref-type="disp-formula"}](#eq3a){ref-type="disp-formula"} and [3b](#eq3b){ref-type="disp-formula"}, we extracted σ, α, and ξ from the HHCF plot, as indicated in [Figure [6](#fig6){ref-type="fig"}](#fig6){ref-type="fig"}. By plugging the obtained roughness parameters into [eq [5](#eq5){ref-type="disp-formula"}](#eq5){ref-type="disp-formula"} and assuming *a*~c~ = 1 nm, approximately equal to the size of the C~60~ molecule,^[@ref43]^ we calculated *f*(σ, α, ξ). Finally, we divided *C*~m~/*C*~0~ to *C*~r/f~ from [eq [4](#eq4){ref-type="disp-formula"}](#eq4){ref-type="disp-formula"} to eliminate the excess capacitance of the rough interface from the total capacitance. The black symbols in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"} show the corrected *C*~m~/*C*~0~ values, which in average give , close to the intrinsic dielectric constant of PDEG-1. This means that the extended capacitance formula decouples the capacitance of the rough interface from the total electrical capacitance with good approximation.

![Height difference correlation function along fast scanning direction of the rough topography shown in [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}. All of the roughness parameters can be determined from this function.](am-2017-06451h_0006){#fig6}

We could not obtain accurate dielectric constant values for the two other fullerene derivatives, PTeEG-1 and PTeEG-2, because we could not fabricate the ideally smooth films. As listed in [Table S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf), the rough films showed roughness-dependent capacitance, for which we use the extended capacitance formula to eliminate the excess capacitance factor from the results. After the elimination, the resulting values show smaller standard deviation from the mean than the raw values. This proves that the variations of *C*~m~/*C*~0~ originate from the interface roughness of the PTeEG-1 and PTeEG-2 capacitors.

3.3. Rough Capacitors: Polymers {#sec3.3}
-------------------------------

For polymers, it is difficult to define a specific atomic or molecular scale as the lower cutoff length of the topology because of the complex conformations of the chains close to the surface of the films. Therefore, calculation of the excess capacitance using [eq [5](#eq5){ref-type="disp-formula"}](#eq5){ref-type="disp-formula"} becomes problematic for a rough electrode formed at the interface with a polymer. For instance, we processed poly(vinyledene difluoride)-trifluoroethylene P(VDF-TrFE), with the molar ratio of 70/30 into both smooth and rough films. We did not apply a DC bias to the capacitors to not turn on the ferroelectric property of the copolymer.^[@ref44],[@ref45]^ All of the *C*~m~/*C*~0~ values converged to ≈11 for smooth and rough capacitors. Compared to the rough films of the fullerene derivatives, the roughness values of the P(VDF-TrFE) films were not negligible (see [Table S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf)). However, it appears that, unlike the case of the fullerene derivatives, the interface roughness does not influence the capacitance of the P(VDF-TrFE) capacitors. We can speculate that the smooth P(VDF-TrFE) films have a different morphology than the rough films, leading to a greater bulk dielectric constant. However, it is known that the transition of P(VDF-TrFE) to a semicrystalline phase with enhanced dielectric constant does not occur without thermal annealing.^[@ref46],[@ref47]^ Because we measured all of the capacitors with as-cast P(VDF-TrFE) films, we do not expect that a different dielectric constant of the bulk for the smooth and rough films leads to identical *C*~m~/*C*~0~ values for all cases. Alternatively, it is possible that the cutoff length for the rough P(VDF-TrFE) surfaces is larger than that of the tested fullerene derivatives. By setting *a*~c~ \> 70 nm, we obtain negligible *C*~r/f~ for all of the rough capacitors (presented in [Table S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf)), justifying the similar *C*~m~/*C*~0~ values for the rough and smooth films. Unfortunately, it is not possible to obtain the real value of *a*~c~ from the AFM images of the topology. Moreover, the link between the cutoff length of a surface and the bulk properties is a subject of an ongoing theoretical study. Therefore, we can only speculatively evaluate the appropriate value for *a*~c~ by estimating the lattice spacing or molecule size in a film, which is difficult to assign for polymers due to their complex morphology.

3.4. Dependence of Excess Capacitance on the Roughness Parameters {#sec3.4}
-----------------------------------------------------------------

On the basis of these observations, we conclude that *a*~c~ and the three major roughness parameters (α, σ, and ξ) collectively contribute to the generation of the excess capacitance at the rough electrode. Therefore, it is worthwhile to study the contribution of different roughness parameters to the formation of excess capacitance in more detail. We define different roughness parameters for an electrode and calculate *C*~r/f~ for the generated roughness using [eq [5](#eq5){ref-type="disp-formula"}](#eq5){ref-type="disp-formula"}. As shown in [Figure [7](#fig7){ref-type="fig"}](#fig7){ref-type="fig"}, *C*~r/f~ increases by increasing the rms roughness and the lateral correlation length. The increase is sharper for less regular surfaces (smaller α). For instance, σ = 10 nm can be considered a large rms roughness for a capacitor with average film thickness of 100 nm. However, with the roughness exponent of 0.8, as long as the lateral correlation length is greater than 700 nm, a negligible excess capacitance is created by the rough electrode. On the contrary, σ = 2 nm cannot be neglected for an interface with a lateral correlation length smaller than 200 nm and the roughness exponent of 0.7. For identical roughness parameters, the excess capacitance of the surface with a smaller cutoff length is stronger (not shown in [Figure [7](#fig7){ref-type="fig"}](#fig7){ref-type="fig"}). As can be seen in [Table S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf), *f*~r1~ values are greater than those of *f*~r2~, which means that increased effective area due to roughness of the electrode plays a dominant role in the excess capacitance value.

![Contour plots of *C*~r/f~ vs σ and ξ for various roughness exponents. The cutoff length is set to 1 nm, and the weak roughness limits are set to σ/ξ \< 5% and σ/*h*~0~ \< 10% for all graphs. The average thickness of the rough films is assumed to be *h*~0~ = 100 nm.](am-2017-06451h_0007){#fig7}

3.5. Parameters Derived from Capacitor Equation {#sec3.5}
-----------------------------------------------

It is important to know the roughness limit at which the excess capacitance of the rough interface becomes negligible. If *C*~r/f~ = 1.04 is considered as the tolerance limit for roughness effect, then σ/ξ should remain roughly below 0.01 for surfaces, with the roughness exponent of 0.6--0.7, whereas this limit is twice as large for more regular surfaces, with the roughness exponent of 0.8--0.9 (assuming *a*~c~ = 1 nm). In general, the rms roughness of ≈1 nm is small enough for most surfaces so that the interface roughness effect can be neglected for thin-film capacitors with *h*~0~ \> 50 nm. The defined limits may vary on the basis of the expected accuracy of the parameters extracted from the parallel-plate capacitor equation. For instance, in the determination of the dielectric constant from the capacitor equation, the roughness effect of the electrode cannot be resolved for *C*~r/f~ up to 1.11 as long as a 10% relative error for ε~r~ is tolerated, whereas *C*~r/f~ should remain below 1.02 to maintain the relative error of ε~r~ below 2%.

Considering that the dielectric constant is one of the most important parameters that is usually extracted from the parallel-plate capacitor equation, it is fruitful to propose a general protocol for the reliable determination of ε~r~ of a material. The most straightforward approach is to produce smooth capacitors of the material to ensure that the capacitor equation is applicable with dependable accuracy. By reproducing the results from several capacitors with smooth electrodes, the precision of ε~r~ is guaranteed along with its accuracy. Under the discussed conditions, ε~r~ can be reported with the accuracy of one decimal place, and considering the precision limits and the accuracy of the applied technique, two decimal places would be meaningless. For the capacitors with rough interfaces, reproducing the results may make the average outcome precise but not accurate. This is because we may produce identical roughness by repeating the same growth method for the films and repeatedly overestimate ε~r~ (see [Table S1](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf), PTeEG-1 processed from CHCl~3~). The best approach is to smooth the interfaces prior to capacitance measurement by finding the correct deposition routes. If smoothing the interfaces is not possible, yet *C*~m~/*C*~0~ obtained from rough capacitors does not show any dependence on the changes of the interface roughness, as we observed for P(VDF-TrFE) copolymer, then the roughness effect can be ignored. When *C*~m~/*C*~0~ changes with the variations of the interface roughness, the roughness effect should not be neglected, otherwise the extracted ε~r~ from the simple parallel-plate capacitor equation will be overestimated. Similarly, the contribution of the film growth technique, bulk morphology, or the film crystalline structure to the bulk dielectric constant will be misinterpreted by ignoring the interface roughness effect.

In addition to the dielectric constant, there are other parameters that are determined using the parallel-plate capacitor equation, for which the reliability depends on the accuracy of the equation. If the roughness of the gate/dielectric interface is neglected in field effect transistors, then the capacitance of the gate dielectric can be underestimated, leading to the erroneous determination of the charge-carrier mobility in the conductive channel. Therefore, it is advisable to use the direct measurement of the gate capacitance instead of estimating it from the parallel-plate capacitor equation, in case a rough gate/dielectric interface is present in the transistor structure.

It is practically impossible to avoid the influence of the roughness on the capacitance for all thin-film capacitors. The extended parallel-plate capacitor equation presented in this work can calculate the excess capacitance of the rough interface commonly occurring for a wide range of thin-film capacitors. We have provided an in-house software interface available at <http://www.photophysics-optoelectronics.nl/wp-content/uploads/2017/05/finalized-interface.7z> to make the calculation of [eq [5](#eq5){ref-type="disp-formula"}](#eq5){ref-type="disp-formula"} convenient with given roughness parameters.

4. Conclusions {#sec4}
==============

We experimentally showed that the realistic interface roughness of an electrode can give rise to an enhanced electrical capacitance in thin-film capacitors. Using an extended parallel-plate capacitor equation, in which the roughness of the electrode is considered via a theoretical model, we were able to explain our experimental observations in terms of the roughness parameters. Using the presented model, we found that the excess capacitance of the rough electrode not only depends on the rms roughness (which is the most commonly cited roughness parameter) but also on the lateral correlation length and the roughness exponent. The roughness model used for the thin films in this study is applicable to the roughness normally occurring in labs with common film-deposition techniques. Nevertheless, the formulated extended parallel-plate capacitor equation is applicable only to the capacitors with one rough electrode. Further study is required to obtain a complete picture that includes both rough electrodes. Considering the adverse impacts of unreliable information obtained from the parallel-plate capacitor method with inadequate accuracy, such study is highly necessary.

5. Experimental Section {#sec5}
=======================

5.1. Materials {#sec5.1}
--------------

PEDOT:PSS water dispersion (Clevios VP AI 4083) was acquired from Heraeus. \[60\]PCBM and C~60~ were purchased from Solenne Co. The synthesis details of PDEG-1, PTeEG-1, and PTeEG-2 will be reported elsewhere.

5.2. Preparation of Capacitors {#sec5.2}
------------------------------

Commercially available indium tin oxide (ITO)-patterned glass substrates with different dimensions (9, 16, 36, and 100 mm^2^) were used as the bottom electrode for all capacitors. The ITO substrates were cleaned by being scrubbed with soapy water solution, flushed with deionized water, separately sonicated in acetone and isopropyl alcohol, and then oven-dried and subjected to a UV-ozone treatment. PEDOT:PSS was filtered through TPFE filters (0.45 μm) and spin-cast under ambient condition and dried at 140 °C for 10 min. The filler materials were solution-processed except C~60~, which was thermally evaporated. Aluminum top contacts with a thickness of 100 nm were deposited by a thermal evaporation process at a pressure less than 10^--7^ mbar.

5.3. Characterizations {#sec5.3}
----------------------

Impedance spectroscopy was performed with a Solartron 1260 impedance gain-phase analyzer with gold-plated spring probes from Feinmetall GMBH. AFM topographical images were recorded in tapping mode using a Bruker MultiMode AFM-2 with TESP probes. All of the sample-processing steps and measurements were carried out under an N~2~ atmosphere at a stable temperature, except for the AFM measurements, which were performed under ambient conditions.

The Supporting Information is available free of charge on the [ACS Publications website](http://pubs.acs.org) at DOI: [10.1021/acsami.7b06451](http://pubs.acs.org/doi/abs/10.1021/acsami.7b06451).AFM images of ITO and PEDOT:PSS; determining *C*~m~ with impedance spectroscopy; determining *C*~0~; determining the roughness parameters; film specifications and roughness parameters of PDEG-1, PTeEG-2, PTeEG-1, and PVDF-TrFE; and the corresponding values of *C*~m~/*C*~0~ before and after eliminating the excess capacitance of the rough electrode ([PDF](http://pubs.acs.org/doi/suppl/10.1021/acsami.7b06451/suppl_file/am7b06451_si_001.pdf))
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